This paper demonstrates a novel technique based on the use of a fuzzy logic system and the simulation before test (SBT) approach for hard faults detection and localization in analog electronic circuits comprising bipolar transistors. For this purpose, first, simulations of the circuit under test (CUT) are performed before the test stage by investigating the response of the circuit under test in faulty and fault-free conditions. Following this, two signatures parameters-output voltage and supply current-are observed and used for the fault diagnosis; the CUT is simulated using the OrCAD/PSpice software, and the output is analyzed in the DC domain. This method is validated through an inverter amplifier based on the uA741 operational amplifier. Then the results of different experiments are presented to demonstrate the applicability of the proposed method by increasing its efficiency.
T HE subject of analog circuit fault diagnosis had gained popularity among researchers from the late 1970s to the early 1980s [1] - [2] due to the growing complexity of electronic circuits. Since then, fault detection and classification has been invoking a great deal of interest, becoming one of the largest domains of analog testing [3] , [1] . However, it still faces some difficulties, e.g., in terms of inaccuracy of measurement, circuit nonlinearities, consideration of component tolerances, and poor fault models [4] . With respect to these difficulties, fuzzy logic seems to be one of the most effective tools that can be effectively employed to build an appropriate fuzzy inference system (FIS) that will have the potential to detect and locate faults depending on the inputs assigned to it.
A fault is a change in the value of a component with respect to its regular value that causes failure of the circuit. Faults in analog circuits are generally classified into two categories: hard faults and soft faults (i.e., catastrophic and parametric). Hard faults are attributed to short or open circuits; they lead to failures that manifest themselves in an altogether malfunctioning circuit [5] - [6] . Conversely, soft faults are those changes that hinder the performance of a circuit. This type of faults causes the parameters to deviate from their nominal value that can consequently leave their tolerance band [7] - [8] .
Fault diagnosis in analog circuits is conducted using two broad approaches [4] : the simulation before test approach (SBT) and the simulation after test approach (SAT). SAT approach consists of calculating the circuit parameters from the measured responses obtained via the circuit under test (CUT) to observe if they exhibit the expected behavior [2] , [9] . On the other hand, in the SBT approach, the response of the CUT is measured in the presence of a pre-selected set of faults, and the results are stored in a fault dictionary. The fault location is detected by comparing the circuit responses with the correspondents in the fault dictionary [9]- [10] .
In this article, a strategy for hard fault detection and localization in analog circuits is presented, and a system based on fuzzy logic is used for this purpose. The proposed method is a part of the SBT approach, and experimental results indicate it has a high capacity. Moreover, using fuzzy logic makes it possible to distinguish between different faults even if their values are very close to each other; therefore, the ambiguity rate is zero.
II. Fault Detection and Localization Algorithm
To locate faults, the following successive steps have been assumed:
1) Simulation of the CUT in the DC domain.
2) Extraction of the output voltage and supply current for fault-free and other faulty conditions. 3) Creation of the fault dictionary. 4) The parameters extracted from the fault dictionary are presented as inputs in a fuzzy logic system that detects and localizes the fault.
The block diagram for the proposed approach has been illustrated in Figure 1 . 
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III. Fuzzy Logic Approach
The fuzzy approach is used to localize hard faults in analog circuits; these faults are caused by open or short components in bipolar transistors [11] . A fault dictionary is a priori produced by collecting signatures of different fault conditions that are simulated in the DC domain. A FIS is utilized to process the CUT's response.
The basic architecture of a fuzzy logic system is shown in Figure 2 . The main component of fuzzy logic is the fuzzifier, which transforms real value inputs into members of fuzzy values by applying the membership functions of the fuzzy knowledge base [12] . Several types of membership functions can be used for the fuzzification process, such as triangular, trapezoidal, and Gaussian membership functions. The triangular shape has been used in this work. This function is frequently encountered in practice-e.g., [9] - [10] , [13] , [16] -given its efficiency with respect to calculation time. This efficiency can be attributed to its simple structure consisting of simple straight-line segments.
The inference engine takes the fuzzy input and converts it into fuzzy output by applying IF-Then type fuzzy rules ( Figure  3 ). The process of converting the fuzzy output of the inference engine into a crisp value is called defuzzification [3] . There are a number of defuzzification methods [3] , [9] , such as centroid of area (COA), bisector of area (BOA), mean of maximum (MOM), smallest of maximum (SOM), and largest of maximum (LOM). Centroid defuzzification (COA) is the most commonly used method, as it is very accurate [10] , [12] . The defuzzified values obtained through COA, unlike the values obtained through other methods, divide the area under the membership function into two equal parts (see Figure 4 ), which can directly compute the crispest value of the fuzzy quantity [10] . Although there are mainly two types of fuzzy inference methods, namely, Mamdani and Sugeno methods, the Mamdani method was chosen to create the FIS due to the transparency of its rules between the inputs and outputs and its simple implementation steps [13] . It allows us to describe the knowledge in a more intuitive and human-like manner [9] . As opposed to the Sugeno model, the Mamdani model expresses the output using fuzzy terms instead of mathematical combinations of the input variables.
Mamdani uses an inference strategy that is generally termed as the max-min method. The format of the rule base for the Mamdani fuzzy systems has been provided below:
Where x pi (p = 1, 2, 3 … n) is the input, y l is the output of fuzzy rule, and pl (p = 1, 2, 3 … n) is the fuzzy membership function that is associated with linguistic variables. Figure 5 illustrates the max-min composition and centroid defuzzification methods [9] , which have been used in this study. 
IV. Experiments And Results
To verify the feasibility of the proposed approach, we apply the steps mentioned in Section II to the operational amplifier uA741, which is operated in an inverting configuration and widely employed as building block components for many analog systems [14] . The simulation circuit is then simulated using the PSpice software. The data obtained from these simulations was transferred to the MATLAB environment for use in the building of the FIS system. Additionally, the fuzzy toolbox was used to locate faults, as described below.
A. Inverting Amplifier Circuit Figure 6 depicts the configuration of an inverting amplifier. The closed-loop gain of the amplifier is set by two resistors: the feedback resistor, R2, and the input resistor, R1. The component parameters are R1 = 1 k and R2 = 4.7 k. Figure 7 demonstrates the transistor-level circuit of the uA741 amplifier that was used in this study. The chosen test vector includes the input voltage signal whose value ranges from − 5V to + 5V, which represent the limit values that can be accepted by the circuit and whose variation step is sufficient and necessary to explore the fault's effect. 
B. Faults Applied
In this experiment, the faults that were considered were mostly short circuits and open circuits, which were applied to the active components (transistors). The short circuits were materialized by resistors of low values (1 Ohm) , whereas open connection lines or resistors with high value (100 Mohm) were used for the open circuit [15] . Therefore, for each transistor in the circuit, six faults have been included in the fault list as illustrated in Figure 8 and as listed as follows:
• emitter contact open (EO);
• collector contact open (CO);
• base contact open (BO);
• base to collector short (BCS);
• base to emitter short (BES); • collector to emitter short (CES). The inverting amplifier is an assembly of 18 transistors and, as the number of faults specific to each transistor is 6, these many components leads to the observation of the effects of 108 theoretical faults. However, the number of faults was reduced to 70 due to its electronic configuration:
• Some short or open faults measured individually at the level of an element are considered to be a duplicate fault because they affect another element that shares a common node with the first. • Other short circuits associated with the same transistor are considered to be duplicate faults due to the way this element is connected in the circuit; for example, the diode element Q7 (shorted B-C junction) affects a short between B and E and is also treated as a short between E and C.
C. Building the Fault Dictionary 1. Output Voltage: A priori, the analysis of the transfer function is performed to detect the test vector (stimulus) at the input that allows the effect of faults to propagate to the output. The following findings will clarify this procedure:
• The input voltage range and measurement of the corresponding output voltage can be applied to reproduce the transfer characteristic (see Figure 9 ). • This task is taken up by a set of faults that are yet to be explored to measure the characteristics of the circuit under its different fault conditions, some of which are presented in Figure 10 . 
Supply Current:
The power supply current test applied to the inverting amplifier consists of measuring the current at the negative power supply to ensure that faults that were not detected by the first mode test (output voltage) are detected. The same test vectors that were used in the previous test were imposed here. Figures 11 and 12 demonstrate the simulation results of the good circuit and the faulty circuits, respectively. The supply current has been plotted with respect to the input voltage Vin. The faults dictionary that was constructed has been depicted in Table I . The results concern the fault coverage evaluation obtained using the classic method. The criterion on which this method is based is defined as a deviation of +/-1.5% from the nominal value for the two fault analysis parameters (the supply current and the output voltage). This implies that any fault is considered to be detected if it produces a deviation on the nominal value of one of these parameters, which is equal to or greater than this tolerance value. Such a tolerance choice is made from the concept of a current or voltage meter for laboratory use, requiring a precision class of no more than 1.5%. This resulted in a 78% fault coverage by using output voltage as a fault signature. An improvement in this fault detection rate was achieved by implying the supply current as the second fault signature-the combination of these two parameters allowed the detection of 85% faults. However, there were problems that arose that need to be resolved. These problems include 15% of faults escaping this test mode (f9, f10, f14, f20, f29, f39, f41, f42, f49, f67) and the indistinguishable detected faults constituting groups of ambiguous faults such as (f11, f12, f62, f63), (f5, f39), (f23, f24), making it more difficult to locate them. The data of this dictionary is processed via the FIS to provide solutions to these problems. These solutions have been detailed in the following sections.
D. Simulation Results
All hard faults have been obtained from the DC response and tabulated in Table I . The faults have been coded and can be identified through the following abbreviations: EOQn, BOQn, COQn, EBSQn, ECSQn, and BCSQn, where E, B, and C, respectively, denote the emitter, the base, and the collector of the transistor, which can be identified by the letter Q and its position number n in the configuration. From the simulation results (Table I) , it can be seen that the output voltage and supply current are different for different fault conditions. The extracted features are then fed as inputs into the FIS.
The FIS that has been suggested to solve the problem of fault detection and localization is shown in Figure 13 . It has been created through three steps [3] , which have been listed as follows: defining the input membership function (output voltage and supply current), defining the output membership functions and, finally, creating the rule base. The values of the input parameters are divided into different intervals according to different fault groups. After a number of experiments, this distribution has led to a suitable choice of 18 intervals for the output voltage parameter ( Figure 14) and 7 for the supply current parameter (Figure 15 ). Each value region undergoes a transformation into linguistic parameters, which are provided as input in Madani's FIS. We would like to remind that for each of these regions, a triangular membership function TMF is assigned. The output membership functions are also assigned to the output variables; the membership function is divided into areas, as shown in Figure 16 , that characterize the different faults' identities, which can be obtained using the fuzzy rule base. As there are 70 different configurations of the CUT in the fault dictionary, there must be 70 fuzzy rules for the problem under consideration. The fuzzy rule base defines the relationship between the input and the output fuzzy sets. As a result, the use of fuzzy IF-THEN rules imitates the ability of the human mind to make decisions [13] . Finally, the centroid defuzzification method was used on the fuzzy set "fault" to obtain a crisp value, which can be used to easily identify the faults. The output of the FIS for the given inputs is demonstrated in Figure 17 . The TMF for the output is defined as 17, 18, 19 by setting the fault index (in this case, 18) as the center of the TMF. The fuzzy rule for this fault has been provided as follows:
"If V out is in the range 4.1 to 4.5 and I in is in the range − 1.2 to − 0.8, then the fault range is 17 to 19."
The FIS output has a value of 18.2 after defuzzification whose rounded number corresponds to the defect index 18 as a fault identifier (fault ID).
To support the practicality of the approach, the results of some fault cases have been resumed in Table II and agree well within the corresponding fault ID.
The same applies to other faults where the input and output TMF are determined from the values of the output voltages and supply current and the fault index, respectively.
The FIS outputs exhibited in Table I clearly indicate that the totality (100%) of faults being investigated in the present work have been detected and successfully dispatched to each other. This has been conducted on zero groups of ambiguous faults and, thus, will help in a good fault location.
To verify the efficiency of the method proposed in this paper, Table III compares the fault coverage of the proposed method with that of the classical test method and an earlier method [16] using the time-mode simulation for the same circuit. The fault coverage is found to be 100% for the proposed technique, whereas for the classical testing and time-mode testing method, it is not more than 90%. 
V. Conclusion
This paper applies fuzzy logic in the detection and localization of hard faults in analog circuits in the DC domain.
The FIS can display the diagnostic result visually and directly. Moreover, the results presented in this research work are very conclusive, as 100% of the entire volume of faults being examined was detected using both DC supply current and output voltage as the fault signature parameters.
Furthermore, applying the FIS approach as the fault classification tool has led to more accurate fault location in comparison to the aforementioned approaches, as all the examined faults had been successfully dissociated from each other.
This experiment indicates that this technique can quickly detect hard faults in analog circuits, as it requires one DC input voltage (a single test vector) instead of an entire voltage range. Our future work will focus on expanding the proposed approach to other analog circuits. 
